APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: AN IMAGE SENSOR WITH HIGH DYNAMIC RANGE
             LINEAR OUTPUT

APPLICANT: ORLY YADID-PECHT AND ERIC R. FOSSUM

AN IMAGE SENSOR WITH HIGH DYNAMIC RANGE LINEAR OUTPUT

This application claims the benefits of the U.S. Provisional Application No. 60/006,260, filed on November 7, 1995.

5

Origin of the Invention

The invention described herein was made in the performance of work under a NASA contract and is subject to the provisions of Public Law 96-517(35 USC 202) in which the Contractor has elected to retain title.

Field of the Invention

10

The present invention relates to semiconductor image sensor, and more specifically, to a system and method of extending dynamic range in CMOS active pixel sensor circuits.

Background and Summary of the Invention

15

An active pixel sensor ("APS") is a special kind of light sensing device. Each active pixel includes a light sensing element and one or more active transistors within the pixel itself. The active transistors amplify and buffer

20

the signals generated by the light sensing elements in the pixels. One type of such APS devices is disclosed in U.S.

Patent No. 5,471,515 by Fossum et al., the disclosure of which is incorporated herein by reference.

APS devices represent an emerging technology in a wide range of imaging applications. APS has a number of significant advantages in comparison with the well-developed and widely used charge coupled devices (CCDs). Because of the number of stages in a CCD, a nearly perfect charge transfer efficiency must be maintained in a CCD in order to maintain good signal fidelity. This usually makes CCDs susceptible to damage from both ionizing and displacement damage. In particular, the displacement damage caused by high-energy particles and photons may prove to be deadly to CCDs.

Large CCD arrays present engineering difficulties in manufacturing. Device miniaturization is difficult with CCD devices since the extreme requirements of CCDs necessitate a special formation process. This formation process prevents CCDs from being easily integrated with on-chip integrated circuits such as complementary-metal-oxide-semiconductor (CMOS) integrated circuits. CCDs also suffers limited spectral responsivity range and readout rates. Furthermore, the readout of CCDs is destructive, i.e., their stored value is destroyed upon reading out. Implementation of the nondestructive readout in a CCD device is difficult.

In contrast, an APS device receives and processes input

-2-

signals with the active pixel itself, thus eliminating the
charge transfer over distances that are inherent in CCDs.
Consequently, many drawbacks associated with CCDs are
avoided in APS devices. For example, the performance of APS

5   devices can be maintained as the array size increases. The
APS readout rate is usually higher than that of CCDs. Since
CMOS circuitry is often associated with the image sensor,
the power consumption can be significantly reduced. APS
devices are inherently compatible with CMOS processes,

10   allowing reduced cost of manufacturing. Many on-chip
operations and controls can be relatively easily implemented
including timing and analog-to-digital conversion. APS
devices are also less vulnerable to radiation damage and can
be designed for non-destructive readout. Moreover, the

15   active pixels of APS devices allow random access and on-chip
signal processing.

One important benchmark in performance of imaging
devices is the ratio of the saturation level of the
detectors and the noise level thereof or the signal-to-noise

20   ratio (SNR). This can be expressed in terms of dynamic
range of the device. The dynamic range is usually expressed
in dB by $20\log(\text{SNR})$ or in binary (bits) by $\log_2(\text{SNR})$. The
larger the dynamic range, the better an imaging devices.

In particular, a large dynamic range is desirable in

25   applications for sensing low light signals and capturing

images with large variations in brightness.

The dynamic range of previously-reported CMOS-based APS circuits has been limited by both the saturation level of the signal chain circuit, which is typically about 1.2 volts for a 5-volt power supply, and the noise floor of the sensor, which is typically about 150μV. This results in a dynamic range of approximately 78dB (13 bits), which is comparable to the dynamic range of the state-of-art CCD devices.

The output voltage signal of an imaging device is dependent on the input light level, the efficiency of the optical coupling device and the detector characteristics including the quantum efficiency, the effective active sensing area, the integration time, and the electrical conversion gain of volts/electron. The output signal can be approximately expressed as the following:

$$V_{out} \approx \frac{\Phi}{4f^2} \tau_{optics} A_{det} T_{int} \eta G, \qquad (1)$$

where Φ is the incident photon flux, f is the f-stop of the coupling optical system, τ_{optics} is the transmission of the optical system, A_{det} is the pixel size, T_{int} is the integration time, η is the pixel quantum efficiency, and G is the conversion gain in volts/electron. The typical values for a

APS device are f/8, 80% for τ_{optics}, 20µm for A_{det}, 33ms for T_{int}, 25% in η, and $G \approx 10µV/e^-$, respectively.

The exposure of an imaging device for a given hardware configuration is usually controlled by changing either the aperture (i.e., f-stop) or the integration time. If the input light level is low, the integration time is increased to improve the signal-to-noise ratio. If the input light is bright, the integration time is reduced to avoid saturation of the detector while maintaining a high SNR. The lower limit of the integration time is set by the readout time.

A number of prior-art techniques exist for controlling the integration time. For example, the integration time of a CMOS APS device with N rows of pixels can be controlled by resetting a row of pixels in advance of readout. If the readout time for one row of pixels is T_{row}, the total frame readout time is NT_{row}. Since the pixels of a row are reset for a new integration upon readout, the integration time is simply the frame time NT_{row}.

FIG. 1 illustrates an exemplary APS. A pixel array 102 has N rows of pixels with each row having M columns. A column-parallel signal chain 194 such as a sampling capacitor bank with M storage cells is used for readout.

In a specific operation of readout, a particular row is selected for readout at one time. The sensor data from the M pixels in the selected row is copied onto the capacitor

bank 104. The copy process also resets the pixels in the selected row and begins a new integration. The M storage cells in the capacitor bank 104 is then scanned sequentially for readout. The above readout process is then repeated for the next row. Therefore, the integration time for each pixel is identical and is equal to the readout time of a frame, i.e., NT_{row}.

Another prior-art approach uses an electronic switching mechanism built in the pixel design of a CMOS APS device, allowing electronic shuttering and simultaneous integration. This was disclosed in U. S. Provisional Application No. 60/010,305 filed on January 22, 1996 by Fossum et al.

The inventors of the present invention recognized a limitation of the above two methods in that the exposure remains the same for the entire image. This can result in distortion of the detected images in some circumstances. For example, an outdoor scene might be optimally exposed for the sunlit areas but overexposed in the shadowed areas. This can result in loss of detail in shadowed areas.

One solution to the above problem is to use a nonlinear output sensor. Such a sensor is designed to have a high differential gain for light levels, and low differential gain for high light levels. It is desirable that the nonlinear gain be achieved within each pixel. As a result, pixel to pixel variations in the transfer function can lead

to unacceptable values of fixed pattern noise.

Another approach is to implement multiple storage sites in each pixel in CCD devices to record different integration signals from the same pixel. In case of two storage sites in each pixel, one storage site corresponds to a short integration period and the second to a long integration period, thus increasing the dynamic range. The readout data can be transformed to a lower bit count encoding using nonlinear techniques for display, storage, and transmission. One limitation of this technique is a decreased readout rate since the readout time may be doubled since twice as much of the amount of data may need to be read. Another limitation is the reduced fill factor since two storage sites occupy considerable pixel area.

In view of the above limitations, the present invention describes a new technique in APS sensors and operation methods thereof to increase their dynamic ranges. According to the preferred embodiments of the present invention, at least two different integration times are obtained for each active pixel. One or more column-parallel signal chains are used to implement the multiple integration times for each active pixel. For an APS device with only one column-parallel signal chain for readout, each pixel is sampled multiple times during a single frame readout, thus resulting in multiple integration times.

Another aspect of the present invention increases the frame rate by using more than one column-parallel signal chain to achieve multiple data points of different integration times for each pixel. A maximal frame rate is achieved for a given APS device by having the number of column-parallel signal chains match the number of different integration times. A preferred operation mode of such system in accordance with the present invention includes simultaneously copying multiple columns into the column-parallel signal chains and subsequently reading out all the column-parallel signal chains simultaneously with each being scanned in a sequential manner. The frame rate is increased by a factor equal to the number of the column-parallel signal chains as compared with achieving the same number of integration times with a single column-parallel signal chain for readout. The dynamic range of the APS device is thus extended by a factor given by the ratio of the longest integration time versus the shortest integration time.

A new readout method is also described. This method can be used to improve the dynamic range of a conventional APS device having a single column-parallel signal chain by achieving multiple integration times for each active pixel. Special advantages are obtained when used with non-destructive readout of an APS device in achieving multiple integration times of each pixel.

Another aspect incorporates digital processors including analog-to-digital converters in the column-parallel signal chains.

On-chip buffer memory units and/or multiple source followers may be used for each pixel to further enhance the flexibility and performance of the systems in accordance with the present invention.

Brief Description of the Drawing

These and other advantages of the present invention will become more apparent in the light of the following detailed description of preferred embodiments thereof, as illustrated in the accompanying drawings, in which:

FIG. 1 illustrates an active pixel sensor with a single column-parallel signal chain to produce the same integration time for every pixel.

FIG. 2 shows an active pixel sensor with two column-parallel signal chains for readout in accordance with a preferred embodiment of the present invention.

FIG. 3 shows one example of an active pixel structure and a cell for the column-parallel signal chain disclosed by the U.S. Patent No. 5,471,515.

FIG. 4 shows a readout method for achieving multiple integration times using an active pixel sensor with a single column-parallel signal chain.

FIG. 5 shows another floor plan for positioning the two column-parallel signal chains relative to the active pixel array.

Description of the Preferred Embodiments

The description of the preferred embodiments will use CMOS APS devices as an example for implementation. However, it should be understood that the method and design can also be implemented in other active pixel sensors, and may be usable in other image acquiring systems.

Design Architectures and Operation Modes

FIG. 2 illustrates the first preferred embodiment 200 of the present invention. An active pixel array 202 has N rows and M columns, hence with a total of NxM pixels. Each pixel comprises a light sensing element and one or more active transistors. The active transistors amplify and buffer the signals generated by the light sensing element in the pixel. Each active pixel has one output source follower that is connected to the corresponding column bus. There are two column-parallel signal chains for readout. Each of the signal chains, 204 and 206, has M storage cells for temporarily storing the electrical signals from the pixels being read. The column-parallel signal chains 204 and 206 can be implemented with capacitor banks for analog

processing and analog-to-digital converters (ADCs) for digital processing or any other device that is capable of storing image information.

The device 200 also includes an control circuit (not shown) having row and column decoders for addressing the proper row/column of pixels, clock generator circuits for synchronization, and readout circuits. The control circuit is operable to control the readout of the pixels and the operation of the column-parallel signal chain(s) in a desired sequence with desired integration time(s).

An example of such active pixel and the storage cell in a column-parallel signal chain is shown in FIG. 3. This is disclosed in the incorporated reference U.S. Patent Application No. 5,471,151 which describes an active pixel array with a single column-parallel signal chain for readout. FIG. 3 shows the active pixel 302 including a photogate 310, a DC biased transfer gate 311, an output floating diffusion 314, a reset transistor 315, a drain diffusion 316, a gate source follower 317, and a row selection transistor 318. The circuit 304 represents a storage cell shared by a column of active pixels. The storage cell 304 includes a load transistor 320, a first output circuit 321 for buffering and exporting the reset level, and a second output circuit 322 for buffering and exporting the signal level. In the architecture shown in

FIG. 2, each active pixel of a column is connected to two such storage cells substantially similar to 304. It should be understood that other design of the active pixel and column storage cell can also be used in accordance with the present invention.

In operation, a row of pixels in the active pixel array 202, e.g., the row n 210, is first selected for readout. The signals representing the M pixels of the row n 210 are copied simultaneously to the corresponding M storage cells in the first column-parallel signal chain 204. The time duration of the copying process is T_{copy}, typically about 1-10µs for an APS device. The copying process also resets the pixels in the row n 210 and a new integration in the row n 210 is started. Secondly, the signals of M pixels in another row 220 that is shifted by Δ rows relative to row 210, i.e., the row $(n-\Delta)$, are simultaneously copied to the corresponding M storage cells in the second column-parallel signal chain 206 during time T_{copy} and the pixels in the row $(n-\Delta)$ 220 is subsequently reset for another integration. The M storage cells in each of the first column-parallel signal chain 204 and the second column-parallel signal chain 206 are simultaneously and respectively scanned for readout. The M storage cells in each column-parallel signal chain is sequentially scanned and the signals therein are read out. This completes the readout of the row n 210 and row $(n-\Delta)$

-12-

220. The time for scanning and reading one pixel is T_{scan}, which is typically between 100ns-10μs. Then, the next two rows are selected for readout in the same fashion. Therefore, a single row readout process reads two separated rows of pixels.

The above readout process repeats until every row in the active pixel array 202 are read to complete a frame. This results in two sets of data from every active pixel in the array 202, one from the first column-parallel signal chain 204 and another one from the second column-parallel signal chain 206, respectively. The two sets of data have different integration times and the two data points for the same pixel are read out at different times by a time lag of the time for a row readout process multiplied by Δ.

The time for a row readout is

$$T_{row} = 2T_{copy} + MT_{scan}, \qquad (2)$$

comparing to $(T_{copy} + MT_{scan})$ in a row readout in the prior-art system as in FIG. 1. The total readout time for a frame is given by:

$$T_{frame} = NT_{row}. \qquad (3)$$

In the prior-art system of FIG. 1, the integration time for each pixel is the same and is the readout time for a frame. However, the two sets of readout from the two column-parallel signal chains 204 and 206 in the system of FIG. 2 have different integration times. The integration time for the signals copied into the first column-parallel signal chain 204 is given by:

$$T_{1int} = (N - \Delta) \, T_{row}, \tag{4}$$

and the integration time for the signals copied to the second column-parallel signal chain 206 is given by

$$T_{2int} = \Delta \, T_{row}. \tag{5}$$

As a result, the dynamic range D_2 of the active pixel sensor 200 is improved over the dynamic range D_1 of the system 100 by a factor of T_{1int}/T_{2int}:

$$D_2(dB) = \log\left(\frac{T_{1int}}{T_{2int}}\right) + D_1(dB); \tag{6}$$

-14-

$$D_2(bits) = \log_2\left(\frac{T_{1int}}{T_{2int}}\right) + D_1(bits). \tag{7}$$

For example, when N=512 and Δ=2, then a 13-bit dynamic range is thus extended by 8 bits to 21 bits, or from 78dB to 126dB.

The detected image is reconstructed by reading out the bright portions of the image with the data of short integration time T_{2int} from the second column-parallel signal chain 206. Conversely, darker portions of the image are read out using the data of long integration time T_{1int} from the first column-parallel signal chain 204. Therefore, portions of a scene which appear saturated by the long integration time T_{1int} can be managed by using the short integration time T_{2int}.

The second embodiment of the present invention uses the readout technique for the system 200 of FIG. 2 in the system 100 of FIG. 1 to extend the dynamic range. The readout sequence is illustrated in FIG. 4. The row n of pixels 110 in the active pixel array 102 is first selected for readout. The signals in the M pixels of the row n 110 are then copied simultaneously to the corresponding M storage cells in the column-parallel signal chain 104. The copying process also

resets the pixels in the row n 110 and begins a new integration in the row n 110. Subsequently, the M storage cells of the column-parallel signal chain 104 is sequentially scanned and the signals therein are read out. Next, the signals of M pixels of another row(n-Δ) 402 are simultaneously copied to the corresponding M storage cells in the column-parallel signal chain 104. The row 402 is displaced from the row 110 by Δ number of rows. The pixels in the row (n-Δ) 402 are subsequently reset for another integration. Subsequently, the M storage cells of the column-parallel signal chain 104 is again sequentially scanned and the signals therein are read out. This completes one row readout process which takes a total time of $(2T_{copy}+2MT_{scan})=2T_{row}$.

The above process then repeats for row (n+1) and row (n-Δ+1), etc. until all N rows of active pixels in the array 102 are processed. The total frame readout time is $N(2T_{copy}+2MT_{scan})= 2NT_{row}$, which is twice as long as the frame time in the prior-art readout shown in FIG. 1. However, two sets of data are obtained using the readout of FIG. 4, one set having a first integration time, $T_{1int} = (N-Δ)2T_{row}$ and another set having a second integration time, $T_{1int} = Δ2T_{row}$. Two data points of different integration times from the same pixel are read out at two different times. The time lag

-16-

between reading out the two data points is

$\Delta(2T_{copy}+2MT_{scan})=2\Delta T_{row}$.

The increase in the dynamic range is essentially the same as in the first embodiment using a sensor design 200 of two column-parallel signal chains although the integration times are different. The second embodiment has an additional advantage of being compatible with previously-fabricated CMOS APS sensors with single column-parallel signal chain but has a reduced frame rate for readout due to the increased readout time per frame.

A third embodiment implements more than two integration times in an active pixel array. For a number of k integration times (k>1) for each active pixel, the respective integration times are $T_{1int}=k\,\Delta_1 T_{row}$, $T_{2int}=k\,\Delta_2 T_{row}$, ..., and $T_{kint}=k(N-\Delta_1-\Delta_2...-\Delta_{k-1})T_{row}$, if the architecture 100 of FIG. 1 is used in which there is only one column-parallel signal chain for readout. The respective readout time for a frame is $T_{frame}=NkT_{row}$. For example, N=585 and k=4, Δ_1 may be chosen to be 1, $\Delta_2=8$, $\Delta_3=64$ so that $T_{1int}=$ 1x $4T_{row}$, $T_{2int}=$ 8x $4T_{row}$, $T_{3int}=$ 64x $4T_{row}$, and $T_{2int}=$ 512 x $4T_{row}$.

In addition, k column-parallel signal chains can be implemented and used in a similar way as in the first embodiment 200. k rows of pixels are read out simultaneously and stored in the k column-parallel signal

-17-

chains, respectively. The k column-parallel signal chains are subsequently scanned and read out simultaneously. Thus, the frame time is reduced by approximately a factor of k while achieving essentially similar dynamic range increase

5   comparing to the use of a single column-parallel signal chain for k integration times.

Furthermore, an intermediate number of column-parallel signal chains between 1 and k can be used to produce a desired set of k integration times and a frame rate tailored

10   for a specific application. At least one of the column-parallel chains is used to obtain at least two sets of data with different integration times.

The above embodiments contemplate using a destructive readout, wherein an active pixel is reset for another

15   integration after the signal therein is copied and read out. One advantage of the destructive readout is that the on-chip correlated doubling sampling can be implemented in many active pixel sensors to suppress noise such as the fixed patten noise and the kTC noise. This is disclosed by Mendis

20   et al. in "CMOS Active Pixel Image Sensor", IEEE Transactions On Electron Devices, Vol.41(3),pp.452-453, March, 1994. A non-destructive readout can also be used with the above embodiments for an increased dynamic range and possibly increased speed. Each pixel continues to

25   integrate the signal and the pixel value is copied and read

out without resetting. One advantage of the non-destructive readout is that a fewer number of rows are needed than that in the destructive readout to achieve the same multiple integration periods. For example, non-destructive readout can be used to achieve four different integration times $T_{1int}=$ 1x $4T_{row}$, $T_{2int}=$ 8x $4T_{row}$, $T_{3int}=$ 64x $4T_{row}$, and $T_{2int}=$ 512 x $4T_{row}$ using one column-parallel signal chain with 512 rows of pixels rather than 585 rows in the destructive readout. This can be done by choosing $\Delta_1=1$, $\Delta_2=7$, and $\Delta_1=56$ in a 512-row active pixel array.

Device Implementation

(1) <u>Choice of Pixel</u> The architectures of active pixel array for extended dynamic range previously described can be implemented with a number of possibilities. The preferred pixel design is a photogate CMOS APS shown in FIG. 3. However, many pixel designs of active-type and passive-type can be used. Examples of such include photodiode CMOS APS, a pinned photodiode CMOS APS, the passive pixel photodiode sensor, the charge modulation device active pixel sensor, and bipolar transistor-based pixels.

(2) <u>Chip Layout</u> One or more column-parallel signal chains can use different elements in the pixels thereof including capacitors and analog-to-digital converters (ADCs). The physical floor plans of multiple column-

-19-

parallel signal chains such as FIG. 2 and single column-parallel signal chain as in FIG. 1 can be varied as desired in practicing the present invention. For example, the second column-parallel signal chain 206 can be positioned

5   with the first column-parallel signal chain 204 at the lower part of the active pixel array 202 as illustrated by FIG. 5.

(3) <u>Multiple Outputs per Pixel</u> The inventors contemplate that a plurality of output source followers can be included in each pixel rather than one output source

10   follower as described hereabove (e.g., FIG. 3). Each output source follower can be attached to a separate column bus and each column bus in turn can be attached to its own column parallel signal chain. This approach may provide greater flexibility in choosing the integration times.

15   (4) <u>Pixel Synchronization</u> The above-described embodiments use multiple data points of different integration times from the same pixel which are read out at different times rather than simultaneously. If it is desired to synchronize the output of the two or more data

20   points from the same pixel, an on-chip buffer memory is needed. The buffer memory holds the data from a pixel until all data points from that pixel are read out so that all the data points can be sent out simultaneously. In the case of the first embodiment 200 of FIG. 2, the buffer memory should

25   be Δ rows in size and has a capacity of storing half of the

data from an image in the worst case. If on-chip ADC is used, the output of the buffer memory can be the input to the ADC.

A High Performance Analog-to-Digital Converter ("ADC")

A high speed ADC with a high resolution can be made using the described techniques of the present invention. The multiple data points generated from each pixel can be converted from analog to digital with multiple ADCs with each data point being processed by one ADC. This can generate both a high resolution conversion by combining the bits from each data point and a fast conversion speed since the multiple ADCs operate in parallel.

For example, the architecture shown in FIG. 1 with a readout of four data points per pixel can be used for such a ADC. For illustration purpose, it is assumed that N=585, k=4, Δ_1=1, Δ_2=8, Δ_3=64 so that T_{1int}= 1x $4T_{row}$, T_{2int}= 8x $4T_{row}$, T_{3int}= 64x $4T_{row}$, and T_{2int}= 512 x $4T_{row}$. If each data point is converted using a 3-bit ADC, an ADC word length of 12 bits can be generated by patching the four outputs of the ADCs together. The time domain, which can be accurately controlled, is used to provide the effective gain of 8x between each of the four data points. This is shown in Table 1. Each of the four ADCs is shown as a single slope ADC, with an increment of 0.250mV per step and a total of 8

-21-

levels. The time required for each conversion is 8 cycles.
Since the four ADCs can be operated in parallel, the total
time to achieve the 12-bit resolution could remain as 8
cycles. Typically, each cycle is of the order 1μs so that a
complete conversion can be finished in 8μs. The bits from
the four ADCs corresponding to four data points are
reassembled externally to generate the 12-bit output.

Table 1

Integration Time (T_{row})	1	8	64	512
Number of Steps	8	8	8	8
Actual volts per step	0.250 mV	0.250 mV	0.250 mV	0.250 mV
Effective volts per step	128.000 mV	16.000 mV	2.000 mV	0.250 mV
Full effective range	1024.000 mV	128.000 mV	16.000 mV	2.000 mV

It is noted that achieving n-bit dynamic range is not
equivalent to obtaining n-bit resolution. For example, the

-22-

sensor of the above-described case could be saturated for the three long integration times for a given light intensity at a pixel, thus only the data with the shortest integration time is used. One way to improve the number of significant

5   digits is to used a higher resolution ADC to have some overlap in conversion range.

Although the present invention has been described in detail with reference to several embodiments, one ordinarily skilled in the art to which this invention pertains will

10   appreciate that various modifications and enhancements may be made in the described embodiments.

For example, the techniques of the embodiments described use readout units of rows and column-parallel readout chains. It should be appreciated that readout units could be other pixel blocks, such as neighboring pixel

15   patches (e.g., 7x7 pixel areas), or any other desired shape. Accordingly, the readout chains can be changed to accommodate the choice of readout units. While the embodiments describe obtaining two integration signals for

20   each pixel being stored, it should be understood that any number, e.g., 3 or 4, integration times could be used. Additional column-parallel signal chains may be added to maintain the frame rate while increasing the number of integration times. Alternatively, the chip design can be

25   maintained at a price of a slower frame rate to increase the

-23-

number of integration times using the readout method of the present invention.

These and other modifications and enhancements are intended to be encompassed by the following claims.